mirror of
https://github.com/brain-hackers/linux-brain.git
synced 2024-06-09 23:36:23 +09:00
339538500b
On i.MX7ULP rev 2.2, the rev value is 3, so add support for this revision, otherwise, it will use default revision of 1.0 which is incorrect. Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Reviewed-by: Jacky Bai <ping.bai@nxp.com>
102 lines
2.3 KiB
C
102 lines
2.3 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2016 Freescale Semiconductor, Inc.
|
|
* Copyright 2017-2018 NXP
|
|
* Author: Dong Aisheng <aisheng.dong@nxp.com>
|
|
*/
|
|
|
|
#include <linux/irqchip.h>
|
|
#include <linux/mfd/syscon.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/regmap.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/map.h>
|
|
|
|
#include "common.h"
|
|
#include "cpuidle.h"
|
|
#include "hardware.h"
|
|
|
|
#define SIM_JTAG_ID_REG 0x8c
|
|
|
|
/* static IO mapping, and ioremap() could always share the same mapping. */
|
|
static struct map_desc mx7ulp_io_desc[] __initdata = {
|
|
mx7ulp_aips_map_entry(1, MT_DEVICE),
|
|
mx7ulp_aips_map_entry(2, MT_DEVICE),
|
|
mx7ulp_aips_map_entry(3, MT_DEVICE),
|
|
mx7ulp_aips_map_entry(4, MT_DEVICE),
|
|
mx7ulp_aips_map_entry(5, MT_DEVICE),
|
|
};
|
|
|
|
static void __init imx7ulp_set_revision(void)
|
|
{
|
|
struct regmap *sim;
|
|
u32 revision;
|
|
|
|
sim = syscon_regmap_lookup_by_compatible("fsl,imx7ulp-sim");
|
|
if (IS_ERR(sim)) {
|
|
pr_warn("failed to find fsl,imx7ulp-sim regmap!\n");
|
|
return;
|
|
}
|
|
|
|
if (regmap_read(sim, SIM_JTAG_ID_REG, &revision)) {
|
|
pr_warn("failed to read sim regmap!\n");
|
|
return;
|
|
}
|
|
|
|
/*
|
|
* bit[31:28] of JTAG_ID register defines revision as below from B0:
|
|
* 0001 B0
|
|
* 0010 B1
|
|
*/
|
|
switch (revision >> 28) {
|
|
case 1:
|
|
imx_set_soc_revision(IMX_CHIP_REVISION_2_0);
|
|
break;
|
|
case 2:
|
|
imx_set_soc_revision(IMX_CHIP_REVISION_2_1);
|
|
break;
|
|
case 3:
|
|
imx_set_soc_revision(IMX_CHIP_REVISION_2_2);
|
|
break;
|
|
default:
|
|
imx_set_soc_revision(IMX_CHIP_REVISION_1_0);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void __init imx7ulp_init_machine(void)
|
|
{
|
|
imx7ulp_pm_init();
|
|
|
|
mxc_set_cpu_type(MXC_CPU_IMX7ULP);
|
|
imx7ulp_set_revision();
|
|
of_platform_default_populate(NULL, NULL, imx_soc_device_init());
|
|
}
|
|
|
|
static const char *const imx7ulp_dt_compat[] __initconst = {
|
|
"fsl,imx7ulp",
|
|
NULL,
|
|
};
|
|
|
|
static void __init imx7ulp_map_io(void)
|
|
{
|
|
iotable_init(mx7ulp_io_desc, ARRAY_SIZE(mx7ulp_io_desc));
|
|
imx7ulp_pm_map_io();
|
|
}
|
|
|
|
static void __init imx7ulp_init_late(void)
|
|
{
|
|
if (IS_ENABLED(CONFIG_ARM_IMX7ULP_CPUFREQ))
|
|
platform_device_register_simple("imx7ulp-cpufreq", -1, NULL, 0);
|
|
|
|
imx7ulp_cpuidle_init();
|
|
imx7ulp_enable_nmi();
|
|
}
|
|
|
|
DT_MACHINE_START(IMX7ulp, "Freescale i.MX7ULP (Device Tree)")
|
|
.map_io = imx7ulp_map_io,
|
|
.init_machine = imx7ulp_init_machine,
|
|
.dt_compat = imx7ulp_dt_compat,
|
|
.init_late = imx7ulp_init_late,
|
|
MACHINE_END
|