mirror of
https://github.com/brain-hackers/linux-brain.git
synced 2024-06-09 23:36:23 +09:00
5d3453a566
commit a7e0f3fc01df4b1b7077df777c37feae8c9e8b6d upstream.
The clock rate range for the TCB1 clock is missing. define it in the device
tree.
Reported-by: Karl Rudbæk Olsen <karl@micro-technic.com>
Fixes: d2e8190b79 ("ARM: at91/dt: define sama5d3 clocks")
Link: https://lore.kernel.org/r/20200110172007.1253659-2-alexandre.belloni@bootlin.com
Signed-off-by: Alexandre Belloni <alexandre.belloni@bootlin.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
42 lines
863 B
Plaintext
42 lines
863 B
Plaintext
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* sama5d3_tcb1.dtsi - Device Tree Include file for SAMA5D3 SoC with
|
|
* 2 TC blocks.
|
|
*
|
|
* Copyright (C) 2013 Boris BREZILLON <b.brezillon@overkiz.com>
|
|
*/
|
|
|
|
#include <dt-bindings/pinctrl/at91.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/clock/at91.h>
|
|
|
|
/ {
|
|
aliases {
|
|
tcb1 = &tcb1;
|
|
};
|
|
|
|
ahb {
|
|
apb {
|
|
pmc: pmc@fffffc00 {
|
|
periphck {
|
|
tcb1_clk: tcb1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <27>;
|
|
atmel,clk-output-range = <0 166000000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
tcb1: timer@f8014000 {
|
|
compatible = "atmel,at91sam9x5-tcb", "simple-mfd", "syscon";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0xf8014000 0x100>;
|
|
interrupts = <27 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&tcb1_clk>, <&clk32k>;
|
|
clock-names = "t0_clk", "slow_clk";
|
|
};
|
|
};
|
|
};
|
|
};
|