mirror of
https://github.com/brain-hackers/linux-brain.git
synced 2024-06-09 23:36:23 +09:00
fca93d34f3
[ Upstream commit360fe725f8
] After commite509bd7da1
("genirq: Allow migration of chained interrupts by installing default action") Loongson-3 fails at here: setup_irq(LOONGSON_HT1_IRQ, &cascade_irqaction); This is because both chained_action and cascade_irqaction don't have IRQF_SHARED flag. This will cause Loongson-3 resume fails because HPET timer interrupt can't be delivered during S3. So we set the irqchip of the chained irq to loongson_irq_chip which doesn't disable the chained irq in CP0.Status. Cc: stable@vger.kernel.org Signed-off-by: Huacai Chen <chenhc@lemote.com> Signed-off-by: Paul Burton <paul.burton@mips.com> Patchwork: https://patchwork.linux-mips.org/patch/20434/ Cc: Ralf Baechle <ralf@linux-mips.org> Cc: James Hogan <jhogan@kernel.org> Cc: linux-mips@linux-mips.org Cc: Fuxin Zhang <zhangfx@lemote.com> Cc: Zhangjin Wu <wuzhangjin@gmail.com> Cc: Huacai Chen <chenhuacai@gmail.com> Signed-off-by: Sasha Levin <sashal@kernel.org>
102 lines
2.4 KiB
C
102 lines
2.4 KiB
C
#include <loongson.h>
|
|
#include <irq.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/module.h>
|
|
|
|
#include <asm/irq_cpu.h>
|
|
#include <asm/i8259.h>
|
|
#include <asm/mipsregs.h>
|
|
|
|
#include "smp.h"
|
|
|
|
unsigned int ht_irq[] = {0, 1, 3, 4, 5, 6, 7, 8, 12, 14, 15};
|
|
|
|
static void ht_irqdispatch(void)
|
|
{
|
|
unsigned int i, irq;
|
|
|
|
irq = LOONGSON_HT1_INT_VECTOR(0);
|
|
LOONGSON_HT1_INT_VECTOR(0) = irq; /* Acknowledge the IRQs */
|
|
|
|
for (i = 0; i < ARRAY_SIZE(ht_irq); i++) {
|
|
if (irq & (0x1 << ht_irq[i]))
|
|
do_IRQ(ht_irq[i]);
|
|
}
|
|
}
|
|
|
|
#define UNUSED_IPS (CAUSEF_IP5 | CAUSEF_IP4 | CAUSEF_IP1 | CAUSEF_IP0)
|
|
|
|
void mach_irq_dispatch(unsigned int pending)
|
|
{
|
|
if (pending & CAUSEF_IP7)
|
|
do_IRQ(LOONGSON_TIMER_IRQ);
|
|
#if defined(CONFIG_SMP)
|
|
if (pending & CAUSEF_IP6)
|
|
loongson3_ipi_interrupt(NULL);
|
|
#endif
|
|
if (pending & CAUSEF_IP3)
|
|
ht_irqdispatch();
|
|
if (pending & CAUSEF_IP2)
|
|
do_IRQ(LOONGSON_UART_IRQ);
|
|
if (pending & UNUSED_IPS) {
|
|
pr_err("%s : spurious interrupt\n", __func__);
|
|
spurious_interrupt();
|
|
}
|
|
}
|
|
|
|
static inline void mask_loongson_irq(struct irq_data *d) { }
|
|
static inline void unmask_loongson_irq(struct irq_data *d) { }
|
|
|
|
/* For MIPS IRQs which shared by all cores */
|
|
static struct irq_chip loongson_irq_chip = {
|
|
.name = "Loongson",
|
|
.irq_ack = mask_loongson_irq,
|
|
.irq_mask = mask_loongson_irq,
|
|
.irq_mask_ack = mask_loongson_irq,
|
|
.irq_unmask = unmask_loongson_irq,
|
|
.irq_eoi = unmask_loongson_irq,
|
|
};
|
|
|
|
void irq_router_init(void)
|
|
{
|
|
int i;
|
|
|
|
/* route LPC int to cpu core0 int 0 */
|
|
LOONGSON_INT_ROUTER_LPC =
|
|
LOONGSON_INT_COREx_INTy(loongson_sysconf.boot_cpu_id, 0);
|
|
/* route HT1 int0 ~ int7 to cpu core0 INT1*/
|
|
for (i = 0; i < 8; i++)
|
|
LOONGSON_INT_ROUTER_HT1(i) =
|
|
LOONGSON_INT_COREx_INTy(loongson_sysconf.boot_cpu_id, 1);
|
|
/* enable HT1 interrupt */
|
|
LOONGSON_HT1_INTN_EN(0) = 0xffffffff;
|
|
/* enable router interrupt intenset */
|
|
LOONGSON_INT_ROUTER_INTENSET =
|
|
LOONGSON_INT_ROUTER_INTEN | (0xffff << 16) | 0x1 << 10;
|
|
}
|
|
|
|
void __init mach_init_irq(void)
|
|
{
|
|
clear_c0_status(ST0_IM | ST0_BEV);
|
|
|
|
irq_router_init();
|
|
mips_cpu_irq_init();
|
|
init_i8259_irqs();
|
|
irq_set_chip_and_handler(LOONGSON_UART_IRQ,
|
|
&loongson_irq_chip, handle_percpu_irq);
|
|
irq_set_chip_and_handler(LOONGSON_BRIDGE_IRQ,
|
|
&loongson_irq_chip, handle_percpu_irq);
|
|
|
|
set_c0_status(STATUSF_IP2 | STATUSF_IP3 | STATUSF_IP6);
|
|
}
|
|
|
|
#ifdef CONFIG_HOTPLUG_CPU
|
|
|
|
void fixup_irqs(void)
|
|
{
|
|
irq_cpu_offline();
|
|
clear_c0_status(ST0_IM);
|
|
}
|
|
|
|
#endif
|