mirror of
https://github.com/brain-hackers/linux-brain.git
synced 2024-06-09 23:36:23 +09:00
d2912cb15b
Based on 2 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation # extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 4122 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Enrico Weigelt <info@metux.net> Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190604081206.933168790@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
67 lines
1.9 KiB
C
67 lines
1.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* max9867.h -- MAX9867 ALSA SoC Audio driver
|
|
*
|
|
* Copyright 2013-2015 Maxim Integrated Products
|
|
*/
|
|
|
|
#ifndef _MAX9867_H
|
|
#define _MAX9867_H
|
|
|
|
/* MAX9867 register space */
|
|
|
|
#define MAX9867_STATUS 0x00
|
|
#define MAX9867_JACKSTATUS 0x01
|
|
#define MAX9867_AUXHIGH 0x02
|
|
#define MAX9867_AUXLOW 0x03
|
|
#define MAX9867_INTEN 0x04
|
|
#define MAX9867_SYSCLK 0x05
|
|
#define MAX9867_FREQ_MASK 0xF
|
|
#define MAX9867_PSCLK_SHIFT 0x4
|
|
#define MAX9867_PSCLK_WIDTH 0x2
|
|
#define MAX9867_PSCLK_MASK (0x03<<MAX9867_PSCLK_SHIFT)
|
|
#define MAX9867_PSCLK_10_20 0x1
|
|
#define MAX9867_PSCLK_20_40 0x2
|
|
#define MAX9867_PSCLK_40_60 0x3
|
|
#define MAX9867_AUDIOCLKHIGH 0x06
|
|
#define MAX9867_NI_HIGH_MASK 0x7F
|
|
#define MAX9867_NI_LOW_MASK 0xFE
|
|
#define MAX9867_PLL (1<<7)
|
|
#define MAX9867_AUDIOCLKLOW 0x07
|
|
#define MAX9867_RAPID_LOCK 0x01
|
|
#define MAX9867_IFC1A 0x08
|
|
#define MAX9867_MASTER (1<<7)
|
|
#define MAX9867_I2S_DLY (1<<4)
|
|
#define MAX9867_SDOUT_HIZ (1<<3)
|
|
#define MAX9867_TDM_MODE (1<<2)
|
|
#define MAX9867_WCI_MODE (1<<6)
|
|
#define MAX9867_BCI_MODE (1<<5)
|
|
#define MAX9867_IFC1B 0x09
|
|
#define MAX9867_IFC1B_BCLK_MASK 7
|
|
#define MAX9867_IFC1B_64X 0x01
|
|
#define MAX9867_IFC1B_48X 0x02
|
|
#define MAX9867_IFC1B_PCLK_2 0x04
|
|
#define MAX9867_IFC1B_PCLK_4 0x05
|
|
#define MAX9867_IFC1B_PCLK_8 0x06
|
|
#define MAX9867_IFC1B_PCLK_16 0x07
|
|
#define MAX9867_CODECFLTR 0x0a
|
|
#define MAX9867_SIDETONE 0x0b
|
|
#define MAX9867_DACLEVEL 0x0c
|
|
#define MAX9867_ADCLEVEL 0x0d
|
|
#define MAX9867_LEFTLINELVL 0x0e
|
|
#define MAX9867_RIGHTLINELVL 0x0f
|
|
#define MAX9867_LEFTVOL 0x10
|
|
#define MAX9867_RIGHTVOL 0x11
|
|
#define MAX9867_LEFTMICGAIN 0x12
|
|
#define MAX9867_RIGHTMICGAIN 0x13
|
|
#define MAX9867_INPUTCONFIG 0x14
|
|
#define MAX9867_MICCONFIG 0x15
|
|
#define MAX9867_MODECONFIG 0x16
|
|
#define MAX9867_PWRMAN 0x17
|
|
#define MAX9867_SHTDOWN 0x80
|
|
#define MAX9867_REVISION 0xff
|
|
|
|
#define MAX9867_CACHEREGNUM 10
|
|
|
|
#endif
|