MLK-24932-1: dts: arm64: freescale: imx8mn evk iqaudio dacplus

Enable support for IQauidio dacplus audio hats on
iMX8MNano EVK.

Signed-off-by: Adrian Alonso <adrian.alonso@nxp.com>
Reviewed-by: Shengjiu Wang <shengjiu.wang@nxp.com>
(cherry picked from commit 0fe19d3f2e949c65ffa636d4971b9f5f463497fd)
This commit is contained in:
Adrian Alonso 2020-11-09 11:48:05 -06:00
parent a452c44357
commit e50e707b70
2 changed files with 67 additions and 1 deletions

View File

@ -62,7 +62,8 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mm-ab2.dtb imx8mm-ab2-m4.dtb imx8mm-ddr4-ab2.dtb i
dtb-$(CONFIG_ARCH_MXC) += imx8mn-evk.dtb imx8mn-evk-rm67191.dtb imx8mn-ddr4-evk.dtb imx8mn-ddr4-evk-ak5558.dtb \
imx8mn-ddr4-evk-rm67191.dtb imx8mn-ddr4-evk-rpmsg.dtb imx8mn-ddr4-evk-usd-wifi.dtb \
imx8mn-evk-ak5558.dtb imx8mn-evk-rpmsg.dtb imx8mn-evk-8mic-revE.dtb imx8mn-ddr3l-evk.dtb \
imx8mn-ddr3l-evk-ak5558.dtb imx8mn-ddr3l-evk-rpmsg.dtb
imx8mn-ddr3l-evk-ak5558.dtb imx8mn-ddr3l-evk-rpmsg.dtb \
imx8mn-evk-iqaudio-dacplus.dtb
dtb-$(CONFIG_ARCH_MXC) += imx8mn-ddr4-evk-root.dtb imx8mn-ddr4-evk-inmate.dtb imx8mn-evk-root.dtb imx8mn-evk-inmate.dtb
dtb-$(CONFIG_ARCH_MXC) += imx8mn-ab2.dtb imx8mn-ddr4-ab2.dtb
dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk.dtb imx8mp-evk-root.dtb imx8mp-evk-inmate.dtb imx8mp-evk-rpmsg.dtb \

View File

@ -0,0 +1,65 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright 2020 NXP.
*/
#include "imx8mn-evk.dts"
/ {
reg_3v3_vext: regulator-3v3-vext {
compatible = "regulator-fixed";
regulator-name = "3V3_VEXT";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
};
sound-micfil {
status = "disabled";
};
sound-pcm512x {
compatible = "fsl,imx-audio-pcm512x";
model = "pcm512x-audio";
audio-cpu = <&sai5>;
audio-codec = <&pcm512x>;
format = "i2s";
audio-widgets =
"Line", "Left Line Out Jack",
"Line", "Right Line Out Jack";
audio-routing =
"Left Line Out Jack", "OUTL",
"Right Line Out Jack", "OUTR";
dac,24db_digital_gain;
};
};
&i2c3 {
pcm512x: pcm512x@4c {
compatible = "ti,pcm5122";
reg = <0x4c>;
AVDD-supply = <&reg_3v3_vext>;
DVDD-supply = <&reg_3v3_vext>;
CPVDD-supply = <&reg_3v3_vext>;
};
};
&iomuxc {
imx8mn-evk {
pinctrl_sai5: sai5grp {
fsl,pins = <
MX8MN_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC 0xd6
MX8MN_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK 0xd6
MX8MN_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0 0xd6
MX8MN_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0 0xd6
>;
};
};
};
&micfil {
status = "disabled";
};
&sai5 {
status = "okay";
};