mirror of
https://github.com/brain-hackers/linux-brain.git
synced 2024-06-09 23:36:23 +09:00
drm/amd/display: OTC underflow fix
[ Upstream commit 785908cf19c9eb4803f6bf9c0a7447dc3661d5c3 ] [Why] Underflow occurs on some display setups(repro'd on 3x4K HDR) on boot, mode set, and hot-plugs with. Underflow occurs because mem clk is not set high after disabling pstate switching. This behaviour occurs because some calculations assumed displays were synchronized. [How] Add a condition to check if timing sync is disabled so that synchronized vblank can be set to false. Signed-off-by: Jaehyun Chung <jaehyun.chung@amd.com> Reviewed-by: Alvin Lee <Alvin.Lee2@amd.com> Acked-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
776b372fbb
commit
e00f6837a7
|
@ -1765,7 +1765,7 @@ int dcn20_populate_dml_pipes_from_context(
|
|||
pipe_cnt = i;
|
||||
continue;
|
||||
}
|
||||
if (!resource_are_streams_timing_synchronizable(
|
||||
if (dc->debug.disable_timing_sync || !resource_are_streams_timing_synchronizable(
|
||||
res_ctx->pipe_ctx[pipe_cnt].stream,
|
||||
res_ctx->pipe_ctx[i].stream)) {
|
||||
synchronized_vblank = false;
|
||||
|
|
Loading…
Reference in New Issue
Block a user