arm: dts: imx: enable the rpmsg on imx legacy platforms

Based on the mailbox MU driver, enable the RPMSG on i.MX legacy
platforms.

Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
This commit is contained in:
Richard Zhu 2019-07-25 12:26:37 +08:00 committed by Dong Aisheng
parent 0070bf4a5a
commit 4e028df4e3
6 changed files with 64 additions and 6 deletions

View File

@ -9,9 +9,20 @@
#include "imx6sx-sdb.dts"
/{
memory {
linux,usable-memory = <0x80000000 0x1ff00000>,
<0xa0000000 0x1ff00000>;
reserved-memory {
#address-cells = <1>;
#size-cells = <1>;
ranges;
m4_reserved: m4@0x80000000 {
no-map;
reg = <0x9ff00000 0x100000>;
};
rpmsg_reserved: rpmsg@0xbff00000 {
no-map;
reg = <0xbff00000 0x100000>;
};
};
};

View File

@ -1368,6 +1368,13 @@
#mbox-cells = <2>;
};
mu_lp: mu_lp@02294000 { /* mu */
compatible = "fsl,imx6sx-mu-lp";
reg = <0x02294000 0x4000>;
interrupts = <0 90 0x04>;
status = "okay";
};
uart6: serial@22a0000 {
compatible = "fsl,imx6sx-uart",
"fsl,imx6q-uart", "fsl,imx21-uart";

View File

@ -7,9 +7,20 @@
*/
/ {
memory {
linux,usable-memory = <0x80000000 0x1ff00000>,
<0xa0000000 0x1ff00000>;
reserved-memory {
#address-cells = <1>;
#size-cells = <1>;
ranges;
m4_reserved: m4@0x9ff00000 {
no-map;
reg = <0x9ff00000 0x100000>;
};
rpmsg_reserved: rpmsg@0xbff00000 {
no-map;
reg = <0xbff00000 0x100000>;
};
};
m4_tcm: tcml@007f8000 {
compatible = "fsl, m4_tcml";

View File

@ -184,6 +184,15 @@
#mbox-cells = <2>;
};
mu_lp: mu_lp@30aa0000 {
compatible = "fsl,imx7d-mu-lp", "fsl,imx6sx-mu-lp";
reg = <0x30aa0000 0x10000>;
interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX7D_MU_ROOT_CLK>;
clock-names = "mu";
status = "okay";
};
sema4: sema4@30ac0000 {
compatible = "fsl,imx7d-sema4";
reg = <0x30ac0000 0x10000>;

View File

@ -27,6 +27,18 @@
reg = <0x60000000 0x40000000>;
};
reserved-memory {
#address-cells = <1>;
#size-cells = <1>;
ranges;
rpmsg_reserved: rpmsg@9FF00000 {
no-map;
reg = <0x9FF00000 0x100000>;
};
};
backlight {
compatible = "pwm-backlight";
pwms = <&tpm4 1 50000 0>;

View File

@ -136,6 +136,14 @@
#mbox-cells = <2>;
};
mu_lp: mu_lp@40220000 {
compatible = "fsl,imx7ulp-mu-lp", "fsl,imx6sx-mu-lp";
reg = <0x40220000 0x1000>;
interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
status = "okay";
};
crypto: crypto@40240000 {
compatible = "fsl,sec-v4.0";
#address-cells = <1>;