linux-brain/arch/arm/boot/dts/exynos5420.dtsi

/*
 * SAMSUNG EXYNOS5420 SoC device tree source
 *
 * Copyright (c) 2013 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * SAMSUNG EXYNOS54200 SoC device nodes are listed in this file.
 * EXYNOS5420 based board files can include this file and provide
 * values for board specfic bindings.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include "exynos54xx.dtsi"
#include <dt-bindings/clock/exynos5420.h>
#include <dt-bindings/clock/exynos-audss-clk.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	compatible = "samsung,exynos5420", "samsung,exynos5";

	aliases {
		mshc0 = &mmc_0;
		mshc1 = &mmc_1;
		mshc2 = &mmc_2;
		pinctrl0 = &pinctrl_0;
		pinctrl1 = &pinctrl_1;
		pinctrl2 = &pinctrl_2;
		pinctrl3 = &pinctrl_3;
		pinctrl4 = &pinctrl_4;
		i2c8 = &hsi2c_8;
		i2c9 = &hsi2c_9;
		i2c10 = &hsi2c_10;
		gsc0 = &gsc_0;
		gsc1 = &gsc_1;
		spi0 = &spi_0;
		spi1 = &spi_1;
		spi2 = &spi_2;
	};

	/*
	 * The 'cpus' node is not present here but instead it is provided
	 * by exynos5420-cpus.dtsi or exynos5422-cpus.dtsi.
	 */

	soc: soc {
		cluster_a15_opp_table: opp_table0 {
			compatible = "operating-points-v2";
			opp-shared;
			opp@1800000000 {
				opp-hz = /bits/ 64 <1800000000>;
				opp-microvolt = <1250000>;
				clock-latency-ns = <140000>;
			};
			opp@1700000000 {
				opp-hz = /bits/ 64 <1700000000>;
				opp-microvolt = <1212500>;
				clock-latency-ns = <140000>;
			};
			opp@1600000000 {
				opp-hz = /bits/ 64 <1600000000>;
				opp-microvolt = <1175000>;
				clock-latency-ns = <140000>;
			};
			opp@1500000000 {
				opp-hz = /bits/ 64 <1500000000>;
				opp-microvolt = <1137500>;
				clock-latency-ns = <140000>;
			};
			opp@1400000000 {
				opp-hz = /bits/ 64 <1400000000>;
				opp-microvolt = <1112500>;
				clock-latency-ns = <140000>;
			};
			opp@1300000000 {
				opp-hz = /bits/ 64 <1300000000>;
				opp-microvolt = <1062500>;
				clock-latency-ns = <140000>;
			};
			opp@1200000000 {
				opp-hz = /bits/ 64 <1200000000>;
				opp-microvolt = <1037500>;
				clock-latency-ns = <140000>;
			};
			opp@1100000000 {
				opp-hz = /bits/ 64 <1100000000>;
				opp-microvolt = <1012500>;
				clock-latency-ns = <140000>;
			};
			opp@1000000000 {
				opp-hz = /bits/ 64 <1000000000>;
				opp-microvolt = < 987500>;
				clock-latency-ns = <140000>;
			};
			opp@900000000 {
				opp-hz = /bits/ 64 <900000000>;
				opp-microvolt = < 962500>;
				clock-latency-ns = <140000>;
			};
			opp@800000000 {
				opp-hz = /bits/ 64 <800000000>;
				opp-microvolt = < 937500>;
				clock-latency-ns = <140000>;
			};
			opp@700000000 {
				opp-hz = /bits/ 64 <700000000>;
				opp-microvolt = < 912500>;
				clock-latency-ns = <140000>;
			};
		};

		cluster_a7_opp_table: opp_table1 {
			compatible = "operating-points-v2";
			opp-shared;
			opp@1300000000 {
				opp-hz = /bits/ 64 <1300000000>;
				opp-microvolt = <1275000>;
				clock-latency-ns = <140000>;
			};
			opp@1200000000 {
				opp-hz = /bits/ 64 <1200000000>;
				opp-microvolt = <1212500>;
				clock-latency-ns = <140000>;
			};
			opp@1100000000 {
				opp-hz = /bits/ 64 <1100000000>;
				opp-microvolt = <1162500>;
				clock-latency-ns = <140000>;
			};
			opp@1000000000 {
				opp-hz = /bits/ 64 <1000000000>;
				opp-microvolt = <1112500>;
				clock-latency-ns = <140000>;
			};
			opp@900000000 {
				opp-hz = /bits/ 64 <900000000>;
				opp-microvolt = <1062500>;
				clock-latency-ns = <140000>;
			};
			opp@800000000 {
				opp-hz = /bits/ 64 <800000000>;
				opp-microvolt = <1025000>;
				clock-latency-ns = <140000>;
			};
			opp@700000000 {
				opp-hz = /bits/ 64 <700000000>;
				opp-microvolt = <975000>;
				clock-latency-ns = <140000>;
			};
			opp@600000000 {
				opp-hz = /bits/ 64 <600000000>;
				opp-microvolt = <937500>;
				clock-latency-ns = <140000>;
			};
		};

		cci: cci@10d20000 {
			compatible = "arm,cci-400";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x10d20000 0x1000>;
			ranges = <0x0 0x10d20000 0x6000>;

			cci_control0: slave-if@4000 {
				compatible = "arm,cci-400-ctrl-if";
				interface-type = "ace";
				reg = <0x4000 0x1000>;
			};
			cci_control1: slave-if@5000 {
				compatible = "arm,cci-400-ctrl-if";
				interface-type = "ace";
				reg = <0x5000 0x1000>;
			};
		};

		clock: clock-controller@10010000 {
			compatible = "samsung,exynos5420-clock";
			reg = <0x10010000 0x30000>;
			#clock-cells = <1>;
		};

		clock_audss: audss-clock-controller@3810000 {
			compatible = "samsung,exynos5420-audss-clock";
			reg = <0x03810000 0x0C>;
			#clock-cells = <1>;
			clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MAU_EPLL>,
				 <&clock CLK_SCLK_MAUDIO0>, <&clock CLK_SCLK_MAUPCM0>;
			clock-names = "pll_ref", "pll_in", "sclk_audio", "sclk_pcm_in";
		};

		mfc: codec@11000000 {
			compatible = "samsung,mfc-v7";
			reg = <0x11000000 0x10000>;
			interrupts = <0 96 0>;
			clocks = <&clock CLK_MFC>;
			clock-names = "mfc";
			power-domains = <&mfc_pd>;
			iommus = <&sysmmu_mfc_l>, <&sysmmu_mfc_r>;
			iommu-names = "left", "right";
		};

		mmc_0: mmc@12200000 {
			compatible = "samsung,exynos5420-dw-mshc-smu";
			interrupts = <0 75 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x12200000 0x2000>;
			clocks = <&clock CLK_MMC0>, <&clock CLK_SCLK_MMC0>;
			clock-names = "biu", "ciu";
			fifo-depth = <0x40>;
			status = "disabled";
		};

		mmc_1: mmc@12210000 {
			compatible = "samsung,exynos5420-dw-mshc-smu";
			interrupts = <0 76 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x12210000 0x2000>;
			clocks = <&clock CLK_MMC1>, <&clock CLK_SCLK_MMC1>;
			clock-names = "biu", "ciu";
			fifo-depth = <0x40>;
			status = "disabled";
		};

		mmc_2: mmc@12220000 {
			compatible = "samsung,exynos5420-dw-mshc";
			interrupts = <0 77 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x12220000 0x1000>;
			clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
			clock-names = "biu", "ciu";
			fifo-depth = <0x40>;
			status = "disabled";
		};

		nocp_mem0_0: nocp@10CA1000 {
			compatible = "samsung,exynos5420-nocp";
			reg = <0x10CA1000 0x200>;
			status = "disabled";
		};

		nocp_mem0_1: nocp@10CA1400 {
			compatible = "samsung,exynos5420-nocp";
			reg = <0x10CA1400 0x200>;
			status = "disabled";
		};

		nocp_mem1_0: nocp@10CA1800 {
			compatible = "samsung,exynos5420-nocp";
			reg = <0x10CA1800 0x200>;
			status = "disabled";
		};

		nocp_mem1_1: nocp@10CA1C00 {
			compatible = "samsung,exynos5420-nocp";
			reg = <0x10CA1C00 0x200>;
			status = "disabled";
		};

		nocp_g3d_0: nocp@11A51000 {
			compatible = "samsung,exynos5420-nocp";
			reg = <0x11A51000 0x200>;
			status = "disabled";
		};

		nocp_g3d_1: nocp@11A51400 {
			compatible = "samsung,exynos5420-nocp";
			reg = <0x11A51400 0x200>;
			status = "disabled";
		};

		gsc_pd: power-domain@10044000 {
			compatible = "samsung,exynos4210-pd";
			reg = <0x10044000 0x20>;
			#power-domain-cells = <0>;
			clocks = <&clock CLK_FIN_PLL>,
				 <&clock CLK_MOUT_USER_ACLK300_GSCL>,
				 <&clock CLK_GSCL0>, <&clock CLK_GSCL1>;
			clock-names = "oscclk", "clk0", "asb0", "asb1";
		};

		isp_pd: power-domain@10044020 {
			compatible = "samsung,exynos4210-pd";
			reg = <0x10044020 0x20>;
			#power-domain-cells = <0>;
		};

		mfc_pd: power-domain@10044060 {
			compatible = "samsung,exynos4210-pd";
			reg = <0x10044060 0x20>;
			clocks = <&clock CLK_FIN_PLL>,
				 <&clock CLK_MOUT_USER_ACLK333>,
				 <&clock CLK_ACLK333>;
			clock-names = "oscclk", "clk0","asb0";
			#power-domain-cells = <0>;
		};

		msc_pd: power-domain@10044120 {
			compatible = "samsung,exynos4210-pd";
			reg = <0x10044120 0x20>;
			#power-domain-cells = <0>;
		};

		disp_pd: power-domain@100440C0 {
			compatible = "samsung,exynos4210-pd";
			reg = <0x100440C0 0x20>;
			#power-domain-cells = <0>;
			clocks = <&clock CLK_FIN_PLL>,
				 <&clock CLK_MOUT_USER_ACLK200_DISP1>,
				 <&clock CLK_MOUT_USER_ACLK300_DISP1>,
				 <&clock CLK_MOUT_USER_ACLK400_DISP1>,
				 <&clock CLK_FIMD1>, <&clock CLK_MIXER>;
			clock-names = "oscclk", "clk0", "clk1", "clk2", "asb0", "asb1";
		};

		pinctrl_0: pinctrl@13400000 {
			compatible = "samsung,exynos5420-pinctrl";
			reg = <0x13400000 0x1000>;
			interrupts = <0 45 0>;

			wakeup-interrupt-controller {
				compatible = "samsung,exynos4210-wakeup-eint";
				interrupt-parent = <&gic>;
				interrupts = <0 32 0>;
			};
		};

		pinctrl_1: pinctrl@13410000 {
			compatible = "samsung,exynos5420-pinctrl";
			reg = <0x13410000 0x1000>;
			interrupts = <0 78 0>;
		};

		pinctrl_2: pinctrl@14000000 {
			compatible = "samsung,exynos5420-pinctrl";
			reg = <0x14000000 0x1000>;
			interrupts = <0 46 0>;
		};

		pinctrl_3: pinctrl@14010000 {
			compatible = "samsung,exynos5420-pinctrl";
			reg = <0x14010000 0x1000>;
			interrupts = <0 50 0>;
		};

		pinctrl_4: pinctrl@03860000 {
			compatible = "samsung,exynos5420-pinctrl";
			reg = <0x03860000 0x1000>;
			interrupts = <0 47 0>;
		};

		amba {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			interrupt-parent = <&gic>;
			ranges;

			adma: adma@03880000 {
				compatible = "arm,pl330", "arm,primecell";
				reg = <0x03880000 0x1000>;
				interrupts = <0 110 0>;
				clocks = <&clock_audss EXYNOS_ADMA>;
				clock-names = "apb_pclk";
				#dma-cells = <1>;
				#dma-channels = <6>;
				#dma-requests = <16>;
			};

			pdma0: pdma@121A0000 {
				compatible = "arm,pl330", "arm,primecell";
				reg = <0x121A0000 0x1000>;
				interrupts = <0 34 0>;
				clocks = <&clock CLK_PDMA0>;
				clock-names = "apb_pclk";
				#dma-cells = <1>;
				#dma-channels = <8>;
				#dma-requests = <32>;
			};

			pdma1: pdma@121B0000 {
				compatible = "arm,pl330", "arm,primecell";
				reg = <0x121B0000 0x1000>;
				interrupts = <0 35 0>;
				clocks = <&clock CLK_PDMA1>;
				clock-names = "apb_pclk";
				#dma-cells = <1>;
				#dma-channels = <8>;
				#dma-requests = <32>;
			};

			mdma0: mdma@10800000 {
				compatible = "arm,pl330", "arm,primecell";
				reg = <0x10800000 0x1000>;
				interrupts = <0 33 0>;
				clocks = <&clock CLK_MDMA0>;
				clock-names = "apb_pclk";
				#dma-cells = <1>;
				#dma-channels = <8>;
				#dma-requests = <1>;
			};

			mdma1: mdma@11C10000 {
				compatible = "arm,pl330", "arm,primecell";
				reg = <0x11C10000 0x1000>;
				interrupts = <0 124 0>;
				clocks = <&clock CLK_MDMA1>;
				clock-names = "apb_pclk";
				#dma-cells = <1>;
				#dma-channels = <8>;
				#dma-requests = <1>;
				/*
				 * MDMA1 can support both secure and non-secure
				 * AXI transactions. When this is enabled in
				 * the kernel for boards that run in secure
				 * mode, we are getting imprecise external
				 * aborts causing the kernel to oops.
				 */
				status = "disabled";
			};
		};

		i2s0: i2s@03830000 {
			compatible = "samsung,exynos5420-i2s";
			reg = <0x03830000 0x100>;
			dmas = <&adma 0
				&adma 2
				&adma 1>;
			dma-names = "tx", "rx", "tx-sec";
			clocks = <&clock_audss EXYNOS_I2S_BUS>,
				<&clock_audss EXYNOS_I2S_BUS>,
				<&clock_audss EXYNOS_SCLK_I2S>;
			clock-names = "iis", "i2s_opclk0", "i2s_opclk1";
			#clock-cells = <1>;
			clock-output-names = "i2s_cdclk0";
			#sound-dai-cells = <1>;
			samsung,idma-addr = <0x03000000>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2s0_bus>;
			status = "disabled";
		};

		i2s1: i2s@12D60000 {
			compatible = "samsung,exynos5420-i2s";
			reg = <0x12D60000 0x100>;
			dmas = <&pdma1 12
				&pdma1 11>;
			dma-names = "tx", "rx";
			clocks = <&clock CLK_I2S1>, <&clock CLK_SCLK_I2S1>;
			clock-names = "iis", "i2s_opclk0";
			#clock-cells = <1>;
			clock-output-names = "i2s_cdclk1";
			#sound-dai-cells = <1>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2s1_bus>;
			status = "disabled";
		};

		i2s2: i2s@12D70000 {
			compatible = "samsung,exynos5420-i2s";
			reg = <0x12D70000 0x100>;
			dmas = <&pdma0 12
				&pdma0 11>;
			dma-names = "tx", "rx";
			clocks = <&clock CLK_I2S2>, <&clock CLK_SCLK_I2S2>;
			clock-names = "iis", "i2s_opclk0";
			#clock-cells = <1>;
			clock-output-names = "i2s_cdclk2";
			#sound-dai-cells = <1>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2s2_bus>;
			status = "disabled";
		};

		spi_0: spi@12d20000 {
			compatible = "samsung,exynos4210-spi";
			reg = <0x12d20000 0x100>;
			interrupts = <0 68 0>;
			dmas = <&pdma0 5
				&pdma0 4>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi0_bus>;
			clocks = <&clock CLK_SPI0>, <&clock CLK_SCLK_SPI0>;
			clock-names = "spi", "spi_busclk0";
			status = "disabled";
		};

		spi_1: spi@12d30000 {
			compatible = "samsung,exynos4210-spi";
			reg = <0x12d30000 0x100>;
			interrupts = <0 69 0>;
			dmas = <&pdma1 5
				&pdma1 4>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi1_bus>;
			clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;
			clock-names = "spi", "spi_busclk0";
			status = "disabled";
		};

		spi_2: spi@12d40000 {
			compatible = "samsung,exynos4210-spi";
			reg = <0x12d40000 0x100>;
			interrupts = <0 70 0>;
			dmas = <&pdma0 7
				&pdma0 6>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi2_bus>;
			clocks = <&clock CLK_SPI2>, <&clock CLK_SCLK_SPI2>;
			clock-names = "spi", "spi_busclk0";
			status = "disabled";
		};

		dp_phy: dp-video-phy {
			compatible = "samsung,exynos5420-dp-video-phy";
			samsung,pmu-syscon = <&pmu_system_controller>;
			#phy-cells = <0>;
		};

		mipi_phy: mipi-video-phy {
			compatible = "samsung,s5pv210-mipi-video-phy";
			syscon = <&pmu_system_controller>;
			#phy-cells = <1>;
		};

		dsi@14500000 {
			compatible = "samsung,exynos5410-mipi-dsi";
			reg = <0x14500000 0x10000>;
			interrupts = <0 82 0>;
			phys = <&mipi_phy 1>;
			phy-names = "dsim";
			clocks = <&clock CLK_DSIM1>, <&clock CLK_SCLK_MIPI1>;
			clock-names = "bus_clk", "pll_clk";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		adc: adc@12D10000 {
			compatible = "samsung,exynos-adc-v2";
			reg = <0x12D10000 0x100>;
			interrupts = <0 106 0>;
			clocks = <&clock CLK_TSADC>;
			clock-names = "adc";
			#io-channel-cells = <1>;
			io-channel-ranges;
			samsung,syscon-phandle = <&pmu_system_controller>;
			status = "disabled";
		};

		hsi2c_8: i2c@12E00000 {
			compatible = "samsung,exynos5250-hsi2c";
			reg = <0x12E00000 0x1000>;
			interrupts = <0 87 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2c8_hs_bus>;
			clocks = <&clock CLK_USI4>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_9: i2c@12E10000 {
			compatible = "samsung,exynos5250-hsi2c";
			reg = <0x12E10000 0x1000>;
			interrupts = <0 88 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2c9_hs_bus>;
			clocks = <&clock CLK_USI5>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_10: i2c@12E20000 {
			compatible = "samsung,exynos5250-hsi2c";
			reg = <0x12E20000 0x1000>;
			interrupts = <0 203 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2c10_hs_bus>;
			clocks = <&clock CLK_USI6>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hdmi: hdmi@14530000 {
			compatible = "samsung,exynos5420-hdmi";
			reg = <0x14530000 0x70000>;
			interrupts = <0 95 0>;
			clocks = <&clock CLK_HDMI>, <&clock CLK_SCLK_HDMI>,
				 <&clock CLK_DOUT_PIXEL>, <&clock CLK_SCLK_HDMIPHY>,
				 <&clock CLK_MOUT_HDMI>;
			clock-names = "hdmi", "sclk_hdmi", "sclk_pixel",
				"sclk_hdmiphy", "mout_hdmi";
			phy = <&hdmiphy>;
			samsung,syscon-phandle = <&pmu_system_controller>;
			status = "disabled";
			power-domains = <&disp_pd>;
		};

		hdmiphy: hdmiphy@145D0000 {
			reg = <0x145D0000 0x20>;
		};

		mixer: mixer@14450000 {
			compatible = "samsung,exynos5420-mixer";
			reg = <0x14450000 0x10000>;
			interrupts = <0 94 0>;
			clocks = <&clock CLK_MIXER>, <&clock CLK_HDMI>,
				 <&clock CLK_SCLK_HDMI>;
			clock-names = "mixer", "hdmi", "sclk_hdmi";
			power-domains = <&disp_pd>;
			iommus = <&sysmmu_tv>;
		};

		rotator: rotator@11C00000 {
			compatible = "samsung,exynos5250-rotator";
			reg = <0x11C00000 0x64>;
			interrupts = <0 84 0>;
			clocks = <&clock CLK_ROTATOR>;
			clock-names = "rotator";
			iommus = <&sysmmu_rotator>;
		};

		gsc_0: video-scaler@13e00000 {
			compatible = "samsung,exynos5-gsc";
			reg = <0x13e00000 0x1000>;
			interrupts = <0 85 0>;
			clocks = <&clock CLK_GSCL0>;
			clock-names = "gscl";
			power-domains = <&gsc_pd>;
			iommus = <&sysmmu_gscl0>;
		};

		gsc_1: video-scaler@13e10000 {
			compatible = "samsung,exynos5-gsc";
			reg = <0x13e10000 0x1000>;
			interrupts = <0 86 0>;
			clocks = <&clock CLK_GSCL1>;
			clock-names = "gscl";
			power-domains = <&gsc_pd>;
			iommus = <&sysmmu_gscl1>;
		};

		jpeg_0: jpeg@11F50000 {
			compatible = "samsung,exynos5420-jpeg";
			reg = <0x11F50000 0x1000>;
			interrupts = <0 89 0>;
			clock-names = "jpeg";
			clocks = <&clock CLK_JPEG>;
			iommus = <&sysmmu_jpeg0>;
		};

		jpeg_1: jpeg@11F60000 {
			compatible = "samsung,exynos5420-jpeg";
			reg = <0x11F60000 0x1000>;
			interrupts = <0 168 0>;
			clock-names = "jpeg";
			clocks = <&clock CLK_JPEG2>;
			iommus = <&sysmmu_jpeg1>;
		};

		pmu_system_controller: system-controller@10040000 {
			compatible = "samsung,exynos5420-pmu", "syscon";
			reg = <0x10040000 0x5000>;
			clock-names = "clkout16";
			clocks = <&clock CLK_FIN_PLL>;
			#clock-cells = <1>;
			interrupt-controller;
			#interrupt-cells = <3>;
			interrupt-parent = <&gic>;
		};

		tmu_cpu0: tmu@10060000 {
			compatible = "samsung,exynos5420-tmu";
			reg = <0x10060000 0x100>;
			interrupts = <0 65 0>;
			clocks = <&clock CLK_TMU>;
			clock-names = "tmu_apbif";
			#include "exynos5420-tmu-sensor-conf.dtsi"
		};

		tmu_cpu1: tmu@10064000 {
			compatible = "samsung,exynos5420-tmu";
			reg = <0x10064000 0x100>;
			interrupts = <0 183 0>;
			clocks = <&clock CLK_TMU>;
			clock-names = "tmu_apbif";
			#include "exynos5420-tmu-sensor-conf.dtsi"
		};

		tmu_cpu2: tmu@10068000 {
			compatible = "samsung,exynos5420-tmu-ext-triminfo";
			reg = <0x10068000 0x100>, <0x1006c000 0x4>;
			interrupts = <0 184 0>;
			clocks = <&clock CLK_TMU>, <&clock CLK_TMU>;
			clock-names = "tmu_apbif", "tmu_triminfo_apbif";
			#include "exynos5420-tmu-sensor-conf.dtsi"
		};

		tmu_cpu3: tmu@1006c000 {
			compatible = "samsung,exynos5420-tmu-ext-triminfo";
			reg = <0x1006c000 0x100>, <0x100a0000 0x4>;
			interrupts = <0 185 0>;
			clocks = <&clock CLK_TMU>, <&clock CLK_TMU_GPU>;
			clock-names = "tmu_apbif", "tmu_triminfo_apbif";
			#include "exynos5420-tmu-sensor-conf.dtsi"
		};

		tmu_gpu: tmu@100a0000 {
			compatible = "samsung,exynos5420-tmu-ext-triminfo";
			reg = <0x100a0000 0x100>, <0x10068000 0x4>;
			interrupts = <0 215 0>;
			clocks = <&clock CLK_TMU_GPU>, <&clock CLK_TMU>;
			clock-names = "tmu_apbif", "tmu_triminfo_apbif";
			#include "exynos5420-tmu-sensor-conf.dtsi"
		};

		sysmmu_g2dr: sysmmu@0x10A60000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x10A60000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <24 5>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_G2D>, <&clock CLK_G2D>;
			#iommu-cells = <0>;
		};

		sysmmu_g2dw: sysmmu@0x10A70000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x10A70000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <22 2>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_G2D>, <&clock CLK_G2D>;
			#iommu-cells = <0>;
		};

		sysmmu_tv: sysmmu@0x14650000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x14650000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <7 4>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_MIXER>, <&clock CLK_MIXER>;
			power-domains = <&disp_pd>;
			#iommu-cells = <0>;
		};

		sysmmu_gscl0: sysmmu@0x13E80000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x13E80000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <2 0>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_GSCL0>, <&clock CLK_GSCL0>;
			power-domains = <&gsc_pd>;
			#iommu-cells = <0>;
		};

		sysmmu_gscl1: sysmmu@0x13E90000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x13E90000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <2 2>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_GSCL1>, <&clock CLK_GSCL1>;
			power-domains = <&gsc_pd>;
			#iommu-cells = <0>;
		};

		sysmmu_scaler0r: sysmmu@0x12880000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x12880000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <22 4>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_MSCL0>, <&clock CLK_MSCL0>;
			#iommu-cells = <0>;
		};

		sysmmu_scaler1r: sysmmu@0x12890000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x12890000 0x1000>;
			interrupts = <0 186 0>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_MSCL1>, <&clock CLK_MSCL1>;
			#iommu-cells = <0>;
		};

		sysmmu_scaler2r: sysmmu@0x128A0000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x128A0000 0x1000>;
			interrupts = <0 188 0>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_MSCL2>, <&clock CLK_MSCL2>;
			#iommu-cells = <0>;
		};

		sysmmu_scaler0w: sysmmu@0x128C0000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x128C0000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <27 2>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_MSCL0>, <&clock CLK_MSCL0>;
			#iommu-cells = <0>;
		};

		sysmmu_scaler1w: sysmmu@0x128D0000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x128D0000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <22 6>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_MSCL1>, <&clock CLK_MSCL1>;
			#iommu-cells = <0>;
		};

		sysmmu_scaler2w: sysmmu@0x128E0000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x128E0000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <19 6>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_MSCL2>, <&clock CLK_MSCL2>;
			#iommu-cells = <0>;
		};

		sysmmu_rotator: sysmmu@0x11D40000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x11D40000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <4 0>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_ROTATOR>, <&clock CLK_ROTATOR>;
			#iommu-cells = <0>;
		};

		sysmmu_jpeg0: sysmmu@0x11F10000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x11F10000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <4 2>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_JPEG>, <&clock CLK_JPEG>;
			#iommu-cells = <0>;
		};

		sysmmu_jpeg1: sysmmu@0x11F20000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x11F20000 0x1000>;
			interrupts = <0 169 0>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_JPEG2>, <&clock CLK_JPEG2>;
			#iommu-cells = <0>;
		};

		sysmmu_mfc_l: sysmmu@0x11200000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x11200000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <6 2>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_MFCL>, <&clock CLK_MFC>;
			power-domains = <&mfc_pd>;
			#iommu-cells = <0>;
		};

		sysmmu_mfc_r: sysmmu@0x11210000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x11210000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <8 5>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_MFCR>, <&clock CLK_MFC>;
			power-domains = <&mfc_pd>;
			#iommu-cells = <0>;
		};

		sysmmu_fimd1_0: sysmmu@0x14640000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x14640000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <3 2>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_FIMD1M0>, <&clock CLK_FIMD1>;
			power-domains = <&disp_pd>;
			#iommu-cells = <0>;
		};

		sysmmu_fimd1_1: sysmmu@0x14680000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x14680000 0x1000>;
			interrupt-parent = <&combiner>;
			interrupts = <3 0>;
			clock-names = "sysmmu", "master";
			clocks = <&clock CLK_SMMU_FIMD1M1>, <&clock CLK_FIMD1>;
			power-domains = <&disp_pd>;
			#iommu-cells = <0>;
		};

		bus_wcore: bus_wcore {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK400_WCORE>;
			clock-names = "bus";
			operating-points-v2 = <&bus_wcore_opp_table>;
			status = "disabled";
		};

		bus_noc: bus_noc {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK100_NOC>;
			clock-names = "bus";
			operating-points-v2 = <&bus_noc_opp_table>;
			status = "disabled";
		};

		bus_fsys_apb: bus_fsys_apb {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_PCLK200_FSYS>;
			clock-names = "bus";
			operating-points-v2 = <&bus_fsys_apb_opp_table>;
			status = "disabled";
		};

		bus_fsys: bus_fsys {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK200_FSYS>;
			clock-names = "bus";
			operating-points-v2 = <&bus_fsys_apb_opp_table>;
			status = "disabled";
		};

		bus_fsys2: bus_fsys2 {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK200_FSYS2>;
			clock-names = "bus";
			operating-points-v2 = <&bus_fsys2_opp_table>;
			status = "disabled";
		};

		bus_mfc: bus_mfc {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK333>;
			clock-names = "bus";
			operating-points-v2 = <&bus_mfc_opp_table>;
			status = "disabled";
		};

		bus_gen: bus_gen {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK266>;
			clock-names = "bus";
			operating-points-v2 = <&bus_gen_opp_table>;
			status = "disabled";
		};

		bus_peri: bus_peri {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK66>;
			clock-names = "bus";
			operating-points-v2 = <&bus_peri_opp_table>;
			status = "disabled";
		};

		bus_g2d: bus_g2d {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK333_G2D>;
			clock-names = "bus";
			operating-points-v2 = <&bus_g2d_opp_table>;
			status = "disabled";
		};

		bus_g2d_acp: bus_g2d_acp {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK266_G2D>;
			clock-names = "bus";
			operating-points-v2 = <&bus_g2d_acp_opp_table>;
			status = "disabled";
		};

		bus_jpeg: bus_jpeg {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK300_JPEG>;
			clock-names = "bus";
			operating-points-v2 = <&bus_jpeg_opp_table>;
			status = "disabled";
		};

		bus_jpeg_apb: bus_jpeg_apb {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK166>;
			clock-names = "bus";
			operating-points-v2 = <&bus_jpeg_apb_opp_table>;
			status = "disabled";
		};

		bus_disp1_fimd: bus_disp1_fimd {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK300_DISP1>;
			clock-names = "bus";
			operating-points-v2 = <&bus_disp1_fimd_opp_table>;
			status = "disabled";
		};

		bus_disp1: bus_disp1 {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK400_DISP1>;
			clock-names = "bus";
			operating-points-v2 = <&bus_disp1_opp_table>;
			status = "disabled";
		};

		bus_gscl_scaler: bus_gscl_scaler {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK300_GSCL>;
			clock-names = "bus";
			operating-points-v2 = <&bus_gscl_opp_table>;
			status = "disabled";
		};

		bus_mscl: bus_mscl {
			compatible = "samsung,exynos-bus";
			clocks = <&clock CLK_DOUT_ACLK400_MSCL>;
			clock-names = "bus";
			operating-points-v2 = <&bus_mscl_opp_table>;
			status = "disabled";
		};

		bus_wcore_opp_table: opp_table2 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <84000000>;
				opp-microvolt = <925000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <111000000>;
				opp-microvolt = <950000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <222000000>;
				opp-microvolt = <950000>;
			};
			opp03 {
				opp-hz = /bits/ 64 <333000000>;
				opp-microvolt = <950000>;
			};
			opp04 {
				opp-hz = /bits/ 64 <400000000>;
				opp-microvolt = <987500>;
			};
		};

		bus_noc_opp_table: opp_table3 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <67000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <75000000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <86000000>;
			};
			opp03 {
				opp-hz = /bits/ 64 <100000000>;
			};
		};

		bus_fsys_apb_opp_table: opp_table4 {
			compatible = "operating-points-v2";
			opp-shared;

			opp00 {
				opp-hz = /bits/ 64 <100000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <200000000>;
			};
		};

		bus_fsys2_opp_table: opp_table5 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <75000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <100000000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <150000000>;
			};
		};

		bus_mfc_opp_table: opp_table6 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <96000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <111000000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <167000000>;
			};
			opp03 {
				opp-hz = /bits/ 64 <222000000>;
			};
			opp04 {
				opp-hz = /bits/ 64 <333000000>;
			};
		};

		bus_gen_opp_table: opp_table7 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <89000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <133000000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <178000000>;
			};
			opp03 {
				opp-hz = /bits/ 64 <267000000>;
			};
		};

		bus_peri_opp_table: opp_table8 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <67000000>;
			};
		};

		bus_g2d_opp_table: opp_table9 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <84000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <167000000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <222000000>;
			};
			opp03 {
				opp-hz = /bits/ 64 <300000000>;
			};
			opp04 {
				opp-hz = /bits/ 64 <333000000>;
			};
		};

		bus_g2d_acp_opp_table: opp_table10 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <67000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <133000000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <178000000>;
			};
			opp03 {
				opp-hz = /bits/ 64 <267000000>;
			};
		};

		bus_jpeg_opp_table: opp_table11 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <75000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <150000000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <200000000>;
			};
			opp03 {
				opp-hz = /bits/ 64 <300000000>;
			};
		};

		bus_jpeg_apb_opp_table: opp_table12 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <84000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <111000000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <134000000>;
			};
			opp03 {
				opp-hz = /bits/ 64 <167000000>;
			};
		};

		bus_disp1_fimd_opp_table: opp_table13 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <120000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <200000000>;
			};
		};

		bus_disp1_opp_table: opp_table14 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <120000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <200000000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <300000000>;
			};
		};

		bus_gscl_opp_table: opp_table15 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <150000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <200000000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <300000000>;
			};
		};

		bus_mscl_opp_table: opp_table16 {
			compatible = "operating-points-v2";

			opp00 {
				opp-hz = /bits/ 64 <84000000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <167000000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <222000000>;
			};
			opp03 {
				opp-hz = /bits/ 64 <333000000>;
			};
			opp04 {
				opp-hz = /bits/ 64 <400000000>;
			};
		};
	};

	thermal-zones {
		cpu0_thermal: cpu0-thermal {
			thermal-sensors = <&tmu_cpu0>;
			#include "exynos5420-trip-points.dtsi"
		};
		cpu1_thermal: cpu1-thermal {
		       thermal-sensors = <&tmu_cpu1>;
		       #include "exynos5420-trip-points.dtsi"
		};
		cpu2_thermal: cpu2-thermal {
		       thermal-sensors = <&tmu_cpu2>;
		       #include "exynos5420-trip-points.dtsi"
		};
		cpu3_thermal: cpu3-thermal {
		       thermal-sensors = <&tmu_cpu3>;
		       #include "exynos5420-trip-points.dtsi"
		};
		gpu_thermal: gpu-thermal {
		       thermal-sensors = <&tmu_gpu>;
		       #include "exynos5420-trip-points.dtsi"
		};
	};
};

&dp {
	clocks = <&clock CLK_DP1>;
	clock-names = "dp";
	phys = <&dp_phy>;
	phy-names = "dp";
	power-domains = <&disp_pd>;
};

&fimd {
	compatible = "samsung,exynos5420-fimd";
	clocks = <&clock CLK_SCLK_FIMD1>, <&clock CLK_FIMD1>;
	clock-names = "sclk_fimd", "fimd";
	power-domains = <&disp_pd>;
	iommus = <&sysmmu_fimd1_0>, <&sysmmu_fimd1_1>;
	iommu-names = "m0", "m1";
};

&i2c_0 {
	clocks = <&clock CLK_I2C0>;
	clock-names = "i2c";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c0_bus>;
};

&i2c_1 {
	clocks = <&clock CLK_I2C1>;
	clock-names = "i2c";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c1_bus>;
};

&i2c_2 {
	clocks = <&clock CLK_I2C2>;
	clock-names = "i2c";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c2_bus>;
};

&i2c_3 {
	clocks = <&clock CLK_I2C3>;
	clock-names = "i2c";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c3_bus>;
};

&hsi2c_4 {
	clocks = <&clock CLK_USI0>;
	clock-names = "hsi2c";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c4_hs_bus>;
};

&hsi2c_5 {
	clocks = <&clock CLK_USI1>;
	clock-names = "hsi2c";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c5_hs_bus>;
};

&hsi2c_6 {
	clocks = <&clock CLK_USI2>;
	clock-names = "hsi2c";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c6_hs_bus>;
};

&hsi2c_7 {
	clocks = <&clock CLK_USI3>;
	clock-names = "hsi2c";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c7_hs_bus>;
};

&mct {
	clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
	clock-names = "fin_pll", "mct";
};

&pwm {
	clocks = <&clock CLK_PWM>;
	clock-names = "timers";
};

&rtc {
	clocks = <&clock CLK_RTC>;
	clock-names = "rtc";
	interrupt-parent = <&pmu_system_controller>;
	status = "disabled";
};

&serial_0 {
	clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
	clock-names = "uart", "clk_uart_baud0";
};

&serial_1 {
	clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
	clock-names = "uart", "clk_uart_baud0";
};

&serial_2 {
	clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
	clock-names = "uart", "clk_uart_baud0";
};

&serial_3 {
	clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
	clock-names = "uart", "clk_uart_baud0";
};

&sss {
	clocks = <&clock CLK_SSS>;
	clock-names = "secss";
};

&usbdrd3_0 {
	clocks = <&clock CLK_USBD300>;
	clock-names = "usbdrd30";
};

&usbdrd_phy0 {
	clocks = <&clock CLK_USBD300>, <&clock CLK_SCLK_USBPHY300>;
	clock-names = "phy", "ref";
	samsung,pmu-syscon = <&pmu_system_controller>;
};

&usbdrd3_1 {
	clocks = <&clock CLK_USBD301>;
	clock-names = "usbdrd30";
};

&usbdrd_dwc3_1 {
	interrupts = <GIC_SPI 73 0>;
};

&usbdrd_phy1 {
	clocks = <&clock CLK_USBD301>, <&clock CLK_SCLK_USBPHY301>;
	clock-names = "phy", "ref";
	samsung,pmu-syscon = <&pmu_system_controller>;
};

&usbhost1 {
	clocks = <&clock CLK_USBH20>;
	clock-names = "usbhost";
};

&usbhost2 {
	clocks = <&clock CLK_USBH20>;
	clock-names = "usbhost";
};

&usb2_phy {
	clocks = <&clock CLK_USBH20>, <&clock CLK_SCLK_USBPHY300>;
	clock-names = "phy", "ref";
	samsung,sysreg-phandle = <&sysreg_system_controller>;
	samsung,pmureg-phandle = <&pmu_system_controller>;
};

&watchdog {
	clocks = <&clock CLK_WDT>;
	clock-names = "watchdog";
	samsung,syscon-phandle = <&pmu_system_controller>;
};

#include "exynos5420-pinctrl.dtsi"